CY2291/CY2291F/CY2291I
CY2292/CY2292F/CY2292I
CY2295/CY2295I
Switching Characteristics
[11]
Parameter Name Description Min. Typ. Max. Unit
t
1
Output Period Clock output range,
5V operation
CY2291
CY2292
CY2295
10
(100 MHz)
13000
(76.923 kHz)
ns
CY2291F/CY2291I
CY2292F/CY2291I
CY2295I
11.1
(90 MHz)
13000
(76.923 kHz)
ns
t
1
Output Period Clock output range, 3.3V
operation
CY2291
CY2292
CY2295
12.5
(80 MHz)
13000
(76.923 kHz)
ns
CY2291F/CY2291I
CY2292F/CY2291I
CY2295I
15
(66.6 MHz)
13000
(76.923 kHz)
ns
Output Duty
Cycle
[12]
Duty cycle for outputs, defined as t
2
÷ t
1
[13]
f
OUT
> 66 MHZ
40% 50% 60%
Duty cycle for outputs, defined as t
2
÷ t
1
[13]
f
OUT
< 66 MHZ
45% 50% 55%
t
3
Rise Time Output clock rise time
[14]
3 5 ns
t
4
Fall Time Output clock fall time
[14]
2.5 4 ns
t
5
Output Disable
Time
Time for output to enter three-state mode after
SHUTDOWN
/OE goes LOW
10 15 ns
t
6
Output Enable Time Time for output to leave three-state mode after
SHUTDOWN
/OE goes HIGH
10 15 ns
t
7
Skew Skew delay between any identical or related
outputs
[3, 13]
< 0.25 0.5 ns
t
8
CPUCLK Slew Frequency transition rate 1.0 20.0 MHz/
ms
t
9A
Clock Jitter
[15]
Peak-to-peak period jitter (t
9A
max. – t
9A
min.),
% of clock period (f
OUT
< 4 MHz)
<0.5 1 %
t
9B
Clock Jitter
[15]
Peak-to-peak period jitter (t
9B
max. – t
9B
min.)
(4 MHz <
f
OUT
< 16 MHz)
<0.7 1 ns
t
9C
Clock Jitter
[15]
Peak-to-peak period jitter
(16 MHz < f
OUT
<
50 MHz)
<400 500 ps
t
9D
Clock Jitter
[15]
Peak-to-peak period jitter
(f
OUT
> 50 MHz)
<250 350 ps
t
10A
Lock Time for CPLL Lock Time from Power-up <25 50 ms
t
10B
Lock Time for UPLL
and SPLL
Lock Time from Power-up <0.25 1 ms
Slew Limits CPU PLL Slew Limits CY2291
CY2292
CY2295
8 100 (5V)
80 (3.3V)
MHz
CY2291F/CY2291I
CY2292F/CY2291I
CY2295I
8 90 (5V)
66.6 (3.3V)
MHz
Notes:
11. Guaranteed by design and characterization, not 100% tested in production.
12. XBUF duty cycle depends on XTALIN duty cycle.
13. Measured at 1.4V.
14. Measured between 0.4V and 2.4V.
15. Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit. For more information on jitter, please refer to the
application note: “Jitter in PLL-Based Systems.”
(24 páginas)
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentários a estes Manuais