
Document Number: 001-52038 Rev. *D Page 8 of 21
Hardware Mode Selection
E W HSB A
13
- A
0
(hex) Mode I/O Power Notes
H X H X Not Selected Output High Z Standby –
L H H X Read SRAM Output Data Active 23
L L H X Write SRAM Input Data Active –
X X L X Nonvolatile STORE Output High Z l
CC
2
16
Hardware STORE Cycle
No.
Symbols
Parameter
STK14C88
Units Notes
Standard Alternate Min Max
22 t
STORE
t
HLHZ
STORE cycle duration – 10 ms 17
23 t
DELAY
t
HLQZ
Time allowed to complete SRAM cycle 1 – s17
24 t
RECOVER
t
HHQX
Hardware STORE High to inhibit Off – 700 ns 17, 18
25 t
HLHX
Hardware STORE pulse width 15 – ns –
26 t
HLBL
Hardware STORE Low to STORE busy – 300 ns –
Figure 8. Hardware STORE Cycle
DATA VALID
HSB (IN)
DATA VALID
25
t
HLHX
23
t
DELAY
22
t
STORE
24
t
RECOVER
HIGH IMPEDANCE
27
t
HLBL
HIGH IMPEDANCE
DQ (DATA OUT)
HSB (OUT)
Notes
16. HSB
STORE operation occurs only if an SRAM write is done since the last nonvolatile cycle. After the STORE (if any) completes, the part goes into standby mode,
inhibiting all operations until HSB rises
17. E
and G low, W high for output behavior.
18. t
RECOVER
is only applicable after t
STORE
is complete.
Not Recommended for New Designs
Comentários a estes Manuais