Cypress Semiconductor STK14C88-5 Manual do Utilizador Página 3

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 22
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 2
STK14C88
Document Number: 001-52038 Rev. *D Page 3 of 21
Pin Configurations
Figure 1. Pin Diagram - 32-Pin 300 Mil SOIC/CDIP Figure 2. Pin Diagram - 32-Pin 450 Mil LCC
A
14
A
12
A
7
A
6
DQ
0
DQ
1
DQ
2
A
3
A
2
A
1
V
CAP
A
13
A
8
A
9
A
11
A
10
DQ
7
DQ
6
V
SS
A
0
NC
28
27
26
25
24
23
22
21
20
19
18
17
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
E
A
5
NC
A
4
32
31
30
29
V
CC
HSB
W
DQ
5
DQ
3
DQ
4
G
(TOP)
A
6
A
3
A
5
A
4
DQ
6
DQ
5
DQ
3
DQ
4
DQ
0
A
2
A
1
A
0
DQ
1
DQ
2
V
SS
A
10
DQ
7
A
8
A
9
A
11
NC
NC
A
13
W
A
14
A
12
A
7
V
Cap
HSB
V
CCx
E
G
Pin Descriptions
Pin Name I/O Description
A
14
-A
0
Input Address: The 15 address inputs select one of 32,768 bytes in the nvSRAM array.
DQ
7
-DQ
0
I/O Data: Bidirectional 8-bit data bus for accessing the nvSRAM.
E
Input Chip Enable: The active low E input selects the device.
W
Input Write Enable: The active low W enables data on the DQ pins to be written to the address location
latched by the falling edge of E.
G Input Output Enable: The active low G input enables the data output buffers during read cycles. Deasserting
G
high caused the DQ pins to tristate.
V
CC
Power Supply Power: 5.0 V +10%.
HSB
I/O Hardware Store Busy: When low this output indicates a Store is in progress. When pulled low external
to the chip, it initiates a nonvolatile STORE operation. A weak pull-up resistor keeps this pin high if not
connected (optional connection).
V
CAP
Power Supply AutoStore Capacitor: Supplies power to nvSRAM during power loss to store data from SRAM to
nonvolatile storage elements.
V
SS
Power Supply Ground.
NC No Connect Unlabeled pins have no internal connections.
Not Recommended for New Designs
Vista de página 2
1 2 3 4 5 6 7 8 ... 21 22

Comentários a estes Manuais

Sem comentários