Cypress Semiconductor Perform CY7C1513KV18 Manual do Utilizador Página 3

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 34
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 2
CYWUSB6934
CYWUSB6932
Document Number : 38-16007 Rev. *L Page 3 of 34
Applications
PC human interface devices (HIDs)
Mice
Keyboards
Joysticks
Peripheral gaming devices
Game controllers
Console keyboards
General
Presenter tools
Remote controls
Consumer electronics
Barcode scanners
POS peripherals
Toys
Applications Support
The CYWUSB6932/CYWUSB6934 ICs are supported by the
CY3632 WirelessUSB Development Kit. The development kit
provides all of the materials and documents needed to cut the
cord on wired applications such as:
1. Two radio modules that connect directly to two prototyping
platform boards
2. Comprehensive WirelessUSB protocol code examples
3. A WirelessUSB Listener tool
4. All of the associated schematics, gerber files, and bill of
materials.
The CY4632 WirelessUSB LS keyboard mouse reference
design provides a production-worthy example of a wireless
mouse and keyboard system.
The CY3633 WirelessUSB LS gaming development kit provides
support for designing a wireless gamepad for the major gaming
consoles and is offered as an accessory to the CY3632
WirelessUSB development kit.
Functional Overview
The CYWUSB6932/CYWUSB6934 ICs provide a complete
WirelessUSB LS SPI to antenna radio modem. The SoC is
designed to implement wireless devices operating in the
worldwide 2.4-GHz ISM frequency band (2.400 GHz to
2.4835 GHz). It is intended for systems compliant with
world-wide regulations covered by ETSI EN 301 489-1 V1.4.1,
ETSI EN 300 328-1 V1.3.1 (European countries); FCC CFR 47
Part 15 (USA and Industry Canada) and ARIB STD-T66 (Japan).
The CYWUSB6934 IC contains a 2.4-GHz radio transceiver, a
GFSK modem and a dual DSSS reconfigurable baseband. The
CYWUSB6932 IC contains a 2.4-GHz radio transmit-only, a
GFSK modem and a DSSS baseband. The radio and baseband
are both code- and frequency-agile. Forty-nine spreading codes
selected for optimal performance (Gold codes) are supported
across 78 1-MHz channels yielding a theoretical spectral
capacity of 3822 channels. Both ICs support a range of up to 10
meters or more.
2.4-GHz Radio
The receiver and transmitter are a single-conversion low-Inter-
mediate Frequency (low-IF) architecture with fully integrated IF
channel matched filters to achieve high performance in the
presence of interference. An integrated Power Amplifier (PA)
provides an output power control range of 30 dB in seven steps.
Both the receiver and transmitter integrated Voltage Controlled
Oscillator (VCO) and synthesizer have the agility to cover the
complete 2.4-GHz GFSK radio transmitter ISM band. The
synthesizer provides the frequency-hopping local oscillator for
the transmitter and receiver. The VCO loop filter is also
integrated on-chip.
GFSK Modem
The transmitter uses a DSP-based vector modulator to convert
the 1-MHz chips to an accurate GFSK carrier.
The receiver uses a fully integrated Frequency Modulator (FM)
detector with automatic data slicer to demodulate the GFSK
signal.
Dual DSSS Baseband
Data is converted to DSSS chips by a digital spreader.
De-spreading is performed by an oversampled correlator. The
DSSS baseband cancels spurious noise and assembles
properly correlated data bytes.
The DSSS baseband has three operating modes: 64 chips/bit
Single Channel, 32 chips/bit Single Channel, and 32 chips/bit
Single Channel Dual Data Rate (DDR).
64 Chips/Bit Single Channel
The baseband supports a single data stream operating at 15.625
kbits/sec. The advantage of selecting this mode is its ability to
tolerate a noisy environment. This is because the 15.625
kbits/sec data stream utilizes the longest PN Code resulting in
the highest probability for recovering packets over the air. This
mode can also be selected for systems requiring data transmis-
sions over longer ranges.
32 Chips/Bit Single Channel
The baseband supports a single data stream operating at 31.25
kbits/sec.
32 Chips/Bit Single Channel Dual Data Rate (DDR)
The baseband spreads bits in pairs and supports a single data
stream operating at 62.5 kbits/sec.
Table 1. Internal PA Output Power Step Table
PA Setting Typical Output Power (dBm)
70
6 –2.4
5 –5.6
4 –9.7
3 –16.4
2 –20.8
1 –24.8
0 –29.0
Not Recommended for New Designs
[+] Feedback
Vista de página 2
1 2 3 4 5 6 7 8 ... 33 34

Comentários a estes Manuais

Sem comentários