
CY7C0850AV,CY7C0851V/CY7C0851AV
CY7C0852V/CY7C0852AV
CY7C0853V/CY7C0853AV
Document #: 38-06070 Rev. *K Page 15 of 36
Figure 6. AC Test Load and Waveforms
Switching Characteristics
Over the Operating Range
Parameter Description
-167 -133 -100
Unit
CY7C0850AV
CY7C0851V/AV
CY7C0852V/AV
CY7C0850AV
CY7C0851V/AV
CY7C0852V/AV
CY7C0853V
CY7C0853AV
CY7C0853V
CY7C0853AV
Min Max Min Max Min Max Min Max
f
MAX2
Maximum operating frequency – 167 – 133 – 133 – 100 MHz
t
CYC2
Clock cycle time 6.0 – 7.5 – 7.5 – 10.0 – ns
t
CH2
Clock HIGH time 2.7–3.0–3.0–4.0–ns
t
CL2
Clock LOW time 2.7 – 3.0 – 3.0 – 4.0 – ns
t
R
[23]
Clock rise time – 2.0 – 2.0 – 2.0 – 3.0 ns
t
F
[23]
Clock fall time – 2.0 – 2.0 – 2.0 – 3.0 ns
t
SA
Address setuptime 2.3 – 2.5 – 2.5 – 3.0 – ns
t
HA
Address hold time 0.6 – 0.6 – 0.6 – 0.6 – ns
t
SB
Byte select setup time 2.3 – 2.5 – 2.5 – 3.0 – ns
t
HB
Byte select hold time 0.6 – 0.6 – 0.6 – 0.6 – ns
t
SC
Chip enable setup time 2.3 – 2.5 – NA – NA – ns
t
HC
Chip enable hold time 0.6 – 0.6 – NA – NA – ns
t
SW
R/W setup time 2.3 – 2.5 – 2.5 – 3.0 – ns
t
HW
R/W hold time 0.6 – 0.6 – 0.6 – 0.6 – ns
t
SD
Input data setup time 2.3 – 2.5 – 2.5 – 3.0 – ns
t
HD
Input data hold time 0.6 – 0.6 – 0.6 – 0.6 – ns
t
SAD
ADS setup time 2.3 – 2.5 – NA – NA – ns
t
HAD
ADS hold time 0.6 – 0.6 – NA – NA – ns
t
SCN
CNTEN setup time 2.3 – 2.5 – NA – NA – ns
t
HCN
CNTEN hold time 0.6 – 0.6 – NA – NA – ns
t
SRST
CNTRST setup time 2.3 – 2.5 – NA – NA – ns
t
HRST
CNTRST hold time 0.6 – 0.6 – NA – NA – ns
t
SCM
CNT/MSK setup time 2.3 – 2.5 – NA – NA – ns
t
HCM
CNT/MSK hold time 0.6 – 0.6 – NA – NA – ns
R1 = 590
R2 = 435
C = 5 pF
(b) Three-state Delay (Load 2)
90%
10%
3.0 V
V
SS
90%
10%
<2ns <2ns
ALL INPUT PULSES
3.3 V
V
TH
= 1.5 V
R = 50
Z
0
= 50
(a) Normal Load (Load 1)
C = 10 pF
OUTPUT
OUTPUT
Note
23. Except JTAG signals (t
r
and t
f
< 10 ns [max.]).
Comentários a estes Manuais