
Document #: 001-01638 Rev. *H Page 16 of 29
Switching Characteristics for V
CC
= 2.5 V Over the Operating Range
Parameter Description
CYDC128B16 CYDC128B16
Unit-40 -55
Min Max Min Max
Read Cycle
t
RC
Read cycle time 40 55 ns
t
AA
Address to data valid 40 55 ns
t
OHA
Output hold from address change 5 5 ns
t
ACE
[1]
CE LOW to data valid 40 55 ns
t
DOE
OE LOW to data valid 25 30 ns
t
LZOE
[2, 3, 4]
OE LOW to low Z 2 2 ns
t
HZOE
[2, 3, 4]
OE HIGH to high Z 15 15 ns
t
LZCE
[2, 3, 4]
CE LOW to low Z 2 2 ns
t
HZCE
[2, 3, 4]
CE HIGH to high Z 15 15 ns
t
PU
[4]
CE LOW to power up 0 0 ns
t
PD
[4]
CE HIGH to power down 40 55 ns
t
ABE
[1]
Byte enable access time 40 55 ns
Write Cycle
t
WC
Write cycle time 40 55 ns
t
SCE
[1]
CE LOW to write end 30 45 ns
t
AW
Address valid to write end 30 45 ns
t
HA
Address hold from write end 0 0 ns
t
SA
[1]
Address setup to write start 0 0 ns
t
PWE
Write pulse width 25 40 ns
t
SD
Data setup to write end 20 30 ns
t
HD
Data hold from write end 0 0 ns
t
HZWE
[3, 4]
R/W LOW to high Z 15 25 ns
t
LZWE
[3, 4]
R/W HIGH to low Z 0 0 ns
t
WDD
[5]
Write pulse to data delay 55 80 ns
t
DDD
[5]
Write data valid to read data valid 55 80 ns
Busy Timing
[6]
t
BLA
BUSY LOW from address match 30 45 ns
t
BHA
BUSY HIGH from address mismatch 30 45 ns
t
BLC
BUSY LOW from CE LOW 30 45 ns
t
BHC
BUSY HIGH from CE HIGH 30 45 ns
t
PS
[7]
Port set up for priority 5 5 ns
t
WB
R/W HIGH after BUSY (Slave) 0 0 ns
t
WH
R/W HIGH after BUSY HIGH (Slave) 20 35 ns
t
BDD
[8]
BUSY HIGH to data valid 30 40 ns
Interrupt Timing
[6]
t
INS
INT set time 35 45 ns
[+] Feedback
Comentários a estes Manuais