Cypress Semiconductor CY7C68301C Manual do Utilizador Página 10

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 44
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 9
CY7C68300C, CY7C68301C
CY7C68320C, CY7C68321C
Document Number: 001-05809 Rev. *K Page 10 of 44
30 16 23 SDA I/O Data signal for I
2
C interface. (See SCL, SDA on page 13).
Apply a 2.2k pull up resistor.
31
32
N/A N/A NC No connect.
33 17 24 V
CC
PWR V
CC
. Connect to 3.3 V power source.
34 18 25 DD0 I/O
[4]
High Z ATA data bit 0.
35 19 26 DD1 I/O
[4]
High Z ATA data bit 1.
36 20 27 DD2 I/O
[4]
High Z ATA data bit 2.
37 21 28 DD3 I/O
[4]
High Z ATA data bit 3.
38 N/A N/A V
CC
PWR V
CC
. Connect to 3.3 V power source.
39 N/A N/A GND GND Ground.
40 N/A N/A NC NC No connect.
41 N/A N/A GND Ground.
42 N/A N/A NC NC No connect.
43 N/A N/A GND Ground.
44 22 29 DD4 I/O
[4]
High Z ATA data bit 4.
45 23 30 DD5 I/O
[4]
High Z ATA data bit 5.
46 24 31 DD6 I/O
[4]
High Z ATA data bit 6.
47 25 32 DD7 I/O
[4]
High Z ATA data bit 7. Apply a 1k pull down to GND.
48 26 33 GND GND Ground.
49 27 34 V
CC
PWR V
CC
. Connect to 3.3 V power source.
50 28 35 GND GND Ground.
51
52
N/A N/A NC NC No connect.
53 N/A N/A V
CC
PWR V
CC
. Connect to 3.3 V power source.
54 29 36 DIOW#
[5]
O/Z
[4]
Driven HIGH
(CMOS)
ATA control.
55 30 37 DIOR# O/Z
[4]
Driven HIGH
(CMOS)
ATA control.
56 31 38 DMACK# O/Z
[4]
Driven HIGH
(CMOS)
ATA control.
57 N/A N/A NC NC No connect.
58 N/A N/A LOWPWR# O USB suspend indicator. (See LOWPWR# on page 14).
59
60
61
N/A N/A NC NC No connect.
62 N/A N/A VBUSPWRD I Input Bus powered mode selector. (See VBUSPWRD on page 15).
63
64
N/A N/A NC NC No connect.
65 N/A N/A GND GND Ground.
66 32 39 V
CC
PWR V
CC
. Connect to 3.3 V power source.
Table 1. AT2LP Pin Descriptions (continued)
Note Italic pin names denote pin functionality during CY7C68300A compatibility mode
100
TQFP
56
QFN
56
SSOP
Pin Name
Pin
Type
Default State
at Startup
Pin Description
Notes
4. If byte 8, bit 4 of the EEPROM is set to ‘0’, the ATA interface pins are only active when VBUS_ATA_EN is asserted. See VBUS_ATA_ENABLE on page 15.
5. A ‘#’ sign after the pin name indicates that it is active LOW.
Vista de página 9
1 2 ... 5 6 7 8 9 10 11 12 13 14 15 ... 43 44

Comentários a estes Manuais

Sem comentários