Cypress Semiconductor CY8C24423 Ficha Técnica descarregar pdf (Página 15)

PSoC Designer IDE Guide, Document # 001-42655 Rev *B 15

2. Chip-Level Editor

The Chip-Level Editor allows you to work directly with the resources available on a PSoC device,

select and configure user modules, such as analog to digital converters (ADCs), timers, amplifiers,

and others, and route inputs, outputs, and other resources to and from them.

Figure 2-1. Chip-Level Editor Desktop

1 2 ... 10 11 12 13 14 15 16 17 18 19 20 ... 161 162

IDE Guide 1
Copyrights 2
Contents 3
3. System-Level Editor 59 4
4. Code Editor 87 4
5. Assembler 95 5
6. Build Manager 103 5
7. Debugger 109 5
8. Flash Protection 133 6
1. Introduction 7
1.1 Application Overview 8
1.1.2 System-Level Editor 9
1.1.3 Code Editor 9
1.1.4 Build Manager 10
1.1.5 Board Monitor 10
1.2 Chapter Overviews 11
1.3 Support 12
1.4 Conventions 12
1.4.1 Acronyms 13
1.5 References 14
1.6 Revision History 14
2. Chip-Level Editor 15
Chip-Level Editor 16
2.2 Create a Project 17
2.3 Placing User Modules 19
2.3.1 Rotating a Placement 21
2.3.3 Global Resources 22
2.4 Project Backup Folder 27
2.5 Specifying Interconnects 27
2.5.1 Connecting User Modules 28
2.6 Specifying the Pinout 37
2.6.2 Port Drive Modes 42
2.6.3 Port Interrupts 43
2.7 Tracking Device Space 44
2.8 Design Rule Checker 45
 Timer8_1.inc 47
 Timer8_1.h 47
 Timer8_1.asm 47
 Timer8_1INT.asm 47
2.12 APIs and ISRs 48
2.12.1 Working with ISRs 49
2.13 Dynamic Reconfiguration 52
2.13.4.1 Global Parameters 54
2.13.4.2 Port Pin Settings 54
2.13.4.3 Code Editor 55
2.13.4.4 Code Generation 55
2.13.4.5 PSoCDynamic Files 57
2.13.4.7 IO Register Labels 57
2.13.4.8 Limitations 57
UnloadConfig routine 58
3. System-Level Editor 59
System-Level Editor 60
3.2 Create a New Project 61
3.2.2 Use Pop Up Menus 62
3.2.3 Use Navigation Tools 63
3.2.4 Use the Design Toolbar 63
3.3 Simulating Your Design 64
3.4 Drivers 65
3.5 Valuators 66
3.6 Transfer Functions 67
3.6.1.4 PriorityEncoder 68
3.6.1.5 StatusEncoder 68
3.6.1.6 TableLookup 68
3.6.1.7 LiteralCode 68
3.8 Selecting a Configuration 70
3.9 Assigning Pins 71
3.10 Generating Output 72
3.11.1 Preparing Your Design 73
3.13 Monitoring Your Design 79
3.14 Tuning Your Design 82
4. Code Editor 87
4.1.2 Project File System 89
4.1.3 boot.asm 90
4.1.4 main.asm/main.c 90
4.1.5 PSoCConfig.asm 90
Code Editor 91
4.2 Working in Code Editor 92
4.2.2 Adding New Files 93
4.2.3 Adding Existing Files 93
4.2.4 Removing Files 93
4.2.5 Searching Files 94
5. Assembler 95
5.2.1 Address Spaces 96
5.2.2 Instruction Format 96
5.2.3 Addressing Modes 96
5.3 Assembly File Syntax 97
5.4 List File Format 97
5.5 Assembler Directives 98
5.6 Instruction Set 99
and undeclared 100
Assembler 101
6. Build Manager 103
6.2 C Compiler 104
6.3 Linker 105
Build Manager 106
6.4 Librarian 107
7. Debugger 109
Debugger 110
7.2 Menu Options 111
7.3 Connecting to the ICE 112
7.4 Downloading to the Pod 113
7.5 Debug Strategies 114
7.5.1 Trace 115
7.5.2 Break Points 116
7.5.3 CPU and Register Views 117
7.5.4 Watch Variables 118
7.5.5 Dynamic Event Points 119
7.5.5.2 Typical Event Uses 120
7.5.5.3 Event Examples 121
Find Memory Write 121
Stack Overflow 121
7.5.6 End Point Data 123
C Debugger 124
7.6.4 Debug Strategies for I 125
7.6.5 Break Points 125
7.6.6 Watch Variables 126
7.7 Programming the Part 130
8. Flash Protection 133
8.2 About flashsecurity.txt 134
8.3 FPMP File Errors 135
Flash Protection 136
Appendix A. Troubleshooting 137
A.4 ICE Configuration 139
A.6 I2C Hot Swapping 140
A.8 Trace Issues 140
A.9 Using an External USB Hub 141
A.10 POD Detection Problem 141
A.11 Project Cloning Warnings 142
A.12 AreaName Not Defined 142
Appendix B. Build Process 145
B.2 Make Process 146
B.2.3.2 project.mk 147
B.3.1 ImageCraft License key 150
B.4 Examples 151
B.4.4 Change Link Order 152
Glossary 153

Comentários a estes Manuais

Sem comentários

Cypress Semiconductor CY8C24423 Ficha Técnica Página 15

Comentários a estes Manuais