Cypress Semiconductor enCoRe CY7C64215 Manual do Utilizador

Consulte online ou descarregue Manual do Utilizador para Redes Cypress Semiconductor enCoRe CY7C64215. Cypress Semiconductor CY7C64215-28PVXC datasheet Manual do Utilizador

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 30
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 0
CY7C64215
enCoRe™ III Full Speed USB Controller
Cypress Semiconductor Corporation 198 Champion Court San Jose, CA 95134-1709 408-943-2600
Document 38-08036 Rev. *D Revised May 13, 2009
Features
Powerful Harvard Architecture Processor
M8C Processor Speeds to 24 MHz
Two 8x8 Multiply, 32-bit Accumulate
3.0V to 5.25V Operating Voltage
USB 2.0 USB-IF certified. TID# 40000110
Operating Temperature Range: 0°C to +70°C
Advanced Peripherals (enCoRe™ III Blocks)
6 Analog enCoRe III Blocks provide:
Up to 14-bit Incremental and Delta-Sigma ADCs
Programmable Threshold Comparator
Four Digital enCoRe III Blocks Provide:
8-bit and 16-bit PWMs, timers, and counters
•I
2
C Master
SPI Master or Slave
Full Duplex UART
CYFISNP and CYFISPI modules to talk to Cypress CYFI
radio
Complex Peripherals by Combining Blocks
Full Speed USB (12 Mbps)
Four Unidirectional Endpoints
One Bidirectional Control Endpoint
Dedicated 256 Byte Buffer
No External Crystal Required
Operational at 3.0V to 3.6V or 4.35V to 5.25V
Flexible On-Chip Memory
16K Flash Program Storage 50,000 Erase/Write Cycles
1K SRAM Data Storage
In-System Serial Programming (ISSP)
Partial Flash Updates
Flexible Protection Modes
EEPROM Emulation in Flash
Programmable Pin Configurations
25 mA Sink on all GPIO
Pull up, Pull down, High- Z, Strong, or Open Drain Drive
Modes on all GPIO
Configurable Interrupt on all GPIO
Precision, Programmable Clocking
Internal ±4% 24 and 48 MHz Oscillator
Internal Oscillator for Watchdog and Sleep
0.25% Accuracy for USB with no External Components
Additional System Resources
I
2
C Slave, Master, and Multi-Master to 400 kHz
Watchdog and Sleep Timers
User-Configurable Low Voltage Detection
Integrated Supervisory Circuit
On-Chip Precision Voltage Reference
Complete Development Tools
Free Development Software (PSoC Designer)
Full Featured, In-Circuit Emulator and Programmer
Full Speed Emulation
Complex Breakpoint Structure
128K Bytes Trace Memory
enCoRe III Core
Block Diagram
[+] Feedback
Vista de página 0
1 2 3 4 5 6 ... 29 30

Resumo do Conteúdo

Página 1 - CY7C64215

CY7C64215enCoRe™ III Full Speed USB ControllerCypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600Document

Página 2

CY7C64215Document 38-08036 Rev. *D Page 10 of 30Register ReferenceThe register conventions specific to this section are listed in the following table.

Página 3

CY7C64215Document 38-08036 Rev. *D Page 11 of 30Register Map Bank 0 Table: User Space Name Addr (0,Hex) Access Name Addr (0,Hex) Access Name Addr (0,H

Página 4

CY7C64215Document 38-08036 Rev. *D Page 12 of 30Register Map Bank 1 Table: Configuration Space NameAddr(1,Hex)Access NameAddr(1,Hex)Access NameAddr(1

Página 5

CY7C64215Document 38-08036 Rev. *D Page 13 of 30Electrical SpecificationsThis section presents the DC and AC electrical specifications of the CY7C6421

Página 6

CY7C64215Document 38-08036 Rev. *D Page 14 of 30Absolute Maximum RatingsOperating TemperatureTable 6. Absolute Maximum RatingsParameter Description M

Página 7

CY7C64215Document 38-08036 Rev. *D Page 15 of 30DC Electrical CharacteristicsDC Chip-Level SpecificationsThe following table lists guaranteed maximum

Página 8

CY7C64215Document 38-08036 Rev. *D Page 16 of 30DC Full Speed USB SpecificationsThe following table lists guaranteed maximum and minimum specification

Página 9

CY7C64215Document 38-08036 Rev. *D Page 17 of 30DC Analog Reference SpecificationsThe following tables list guaranteed maximum and minimum specificati

Página 10

CY7C64215Document 38-08036 Rev. *D Page 18 of 30DC Analog enCoRe III Block SpecificationsThe following table lists guaranteed maximum and minimum spec

Página 11

CY7C64215Document 38-08036 Rev. *D Page 19 of 30DC POR and LVD SpecificationsThe following table lists guaranteed maximum and minimum specifications f

Página 12

CY7C64215Document 38-08036 Rev. *D Page 2 of 30Applications PC HID devices❐ Mouse (Optomechanical, Optical, Trackball)❐ Keyboards❐ Joysticks Gaming❐

Página 13

CY7C64215Document 38-08036 Rev. *D Page 20 of 30DC Programming SpecificationsThe following table lists guaranteed maximum and minimum specifications f

Página 14

CY7C64215Document 38-08036 Rev. *D Page 21 of 30AC Electrical CharacteristicsAC Chip-Level SpecificationsThe following table lists guaranteed maximum

Página 15

CY7C64215Document 38-08036 Rev. *D Page 22 of 30AC General Purpose I/O SpecificationsThe following table lists guaranteed maximum and minimum specific

Página 16

CY7C64215Document 38-08036 Rev. *D Page 23 of 30AC Digital Block SpecificationsThe following table lists guaranteed maximum and minimum specifications

Página 17 - + 0.024 Vdd/2 – BG + 0.04 V

CY7C64215Document 38-08036 Rev. *D Page 24 of 30AC Analog Output Buffer SpecificationsThe following tables list guaranteed maximum and minimum specifi

Página 18

CY7C64215Document 38-08036 Rev. *D Page 25 of 30AC Programming SpecificationsThe following table lists guaranteed maximum and minimum specifications f

Página 19

CY7C64215Document 38-08036 Rev. *D Page 26 of 30Figure 8. Definition for Timing for Fast/Standard Mode on the I2C BusSDASCLSSr SPTBUFI2CTSPI2CTHDSTA

Página 20

CY7C64215Document 38-08036 Rev. *D Page 27 of 30Packaging InformationThis section illustrates the package specification for the CY7C64215 enCoRe III,

Página 21 - Jitter24M1

CY7C64215Document 38-08036 Rev. *D Page 28 of 30Figure 10. 56-Pin QFN (8 X 8 X 0.9 MM) - SawnFigure 11. 28-Pin Shrunk Small Outline Package51-85079

Página 22

CY7C64215Document 38-08036 Rev. *D Page 29 of 30Thermal ImpedanceSolder Reflow Peak TemperatureFollowing is the minimum solder reflow peak temperature

Página 23

CY7C64215Document 38-08036 Rev. *D Page 3 of 30The Analog SystemThe Analog System is composed of six configurable blocks,comprised of an opamp circuit

Página 24

Document 38-08036 Rev. *D Revised May 13, 2009 Page 30 of 30enCoRe, PSoC, and Programmable System-on-Chip are trademarks of Cypress Semiconductor Corp

Página 25

CY7C64215Document 38-08036 Rev. *D Page 4 of 30Getting StartedThe quickest path to understanding the enCoRe V silicon is byreading this data sheet and

Página 26

CY7C64215Document 38-08036 Rev. *D Page 5 of 30DebuggerThe PSoC Designer Debugger subsystem provides hardwarein-circuit emulation, enabling the design

Página 27

CY7C64215Document 38-08036 Rev. *D Page 6 of 30The API functions are documented in user module data sheetsthat are viewed directly in the PSoC Designe

Página 28

CY7C64215Document 38-08036 Rev. *D Page 7 of 30Document ConventionsAcronyms UsedThe following table lists the acronyms that are used in thisdocument.

Página 29

CY7C64215Document 38-08036 Rev. *D Page 8 of 3056-Pin Part PinoutThe CY7C64215 enCoRe III device is available in a 56-pin package which is listed and

Página 30

CY7C64215Document 38-08036 Rev. *D Page 9 of 3028-Pin Part PinoutThe CY7C64215 enCoRe III device is available in a 28-pin package which is listed and

Comentários a estes Manuais

Sem comentários